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Abstract—As layout density increases in highly integrated mul-
tilayer printed circuit boards (PCBs), the noise that exists in the
power distribution network (PDN) is increasingly coupled to the
signal traces, and precise modeling to describe the coupling phe-
nomenon becomes necessary. This paper presents a model to de-
scribe noise coupling between the power/ground planes and signal
traces in multilayer systems. An analytical model for the coupling
hasbeensuccessfullyderived,andthecouplingmechanismwasrig-
orously analyzed and clariﬁed. Wave equations for a signal trace
withpower/groundnoiseweresolvedbyimposingboundarycondi-
tions. Measurements in both the frequency and time domains have
been conducted to conﬁrm the validity of the proposed model.
Index Terms—Analytical modeling, coupling measurement,
electromagnetic coupling, power distribution network (PDN),
power/ground, scattering, switching noise.
I. INTRODUCTION
I
N today’s digital systems, on-chip and off-chip (chip-to-
local) clock frequencies are increasing rapidly and are ex-
pected to exceed 10 GHz by 2010 [1]. In addition, the supply
voltage is scaled down to less than 1 V, and the power dissi-
pation increased to hundreds of watts. These technology trends
result in signiﬁcant simultaneous switching noise (SSN), which
is proportional to the switching current magnitude and operat-
ing frequency. The noise is primarily generated by high-speed
digital processors and is coupled through the power distribution
network (PDN), resulting in signiﬁcant jitter for phase-locked
loops (PLL) and phase noise for the RF oscillator, resulting in
reduction in the timing margin and the noise margin, and in
degradation of the bit error rate (BER) [2].
The noise in a PDN is likely to be increasingly coupled to
signal traces as the layout density of the digital circuits in-
creases in highly integrated multilayer structures of packages
and printed circuit boards (PCBs). Many signal traces may
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Fig. 1. SSN induced by a digital chip and the noise coupled on a signal trace.
SSN can be coupled to nearby signal traces.
be routed, including layer transitions through vias, and some
power/ground planes are partitioned into several island planes
in highly integrated systems. Simultaneously, the increasing
speed of the signal requires tighter noise margins and stricter
signal integrity. Therefore, the coupling of the power/ground
noise to signal traces causes problems for signal quality and
timing and ultimately degrades the high-speed performance. It
has been demonstrated, by an experiment shown in Fig. 1, that
SSN induced by a digital chip mounted on a multilayer PCB
is closely coupled to nearby signal traces and the characteris-
tics of the noise coupling depend on the operating frequency.
Therefore, a precise modeling technique to describe the cou-
pling phenomenon is becoming necessary.
Therehavebeenrelatedstudiestoinvestigateswitchingnoise
coupling to signal traces [3]–[9]. A simpliﬁed laboratory exper-
iment has been designed to demonstrate noise generated by si-
multaneouslyswitchingcircuitsonamultireferenceplanepack-
age with vias [3]. Measurements of various switching events
have been described and an analytical full-wave solution has
been presented and applied to the laboratory experiment. Nu-
merical approaches have also been used to investigate signal
via coupling to power/ground planes [4] and power plane noise
coupling to signal trace with via transition [5]. Measurements
have been made on an experimental board, and numerical mod-
eling has been used to study the electromagnetic interference
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resulting from the signal transitions through a dc power bus.
In addition, a circuit model has been proposed to describe the
effectsofswitchingnoiseonasignaltrace[6].Thecombination
of circuit models with a current multiplier technique facilitates
the simultaneous simulation of coupled signal transmission and
power supply switching noise.
To date, in most studies, the whole structure, including both
thePDNandsignaltrace,hasbeenconsideredtodeterminehow
stronglytheswitchingnoiseiscoupledtothesignaltrace.Iffac-
tors and mechanisms associated with the coupling are revealed
and it is known where and when the dominant coupling occurs,
thePDNandsignaltracescanbeanalyzedseparatelyandthees-
timationofcouplingstrengthwillbemuchsimpler.Inthispaper,
the authors derive analytical solutions to describe the coupling
of switching noise from PDN to the signal traces in multilayer
PCBs. A wave equation for the signal trace affected by the
electromagnetic ﬁeld of the switching noise has been derived
and solved, with boundary conditions for the case of a signal
trace terminated with arbitrary impedance. The closed-form so-
lutions can yield the coupled noise simply and quickly, whereas
numerical approaches are time consuming and complex. Mea-
surements in both the frequency and time domains have been
conducted to conﬁrm the validity of the proposed model.
II. MECHANISM OF NOISE COUPLING FROM POWER/GROUND
PLANES TO SIGNAL TRACES
Today’s PDNs in multilayer PCBs are typically planar struc-
tures that provide planar capacitance for a stable PDN and,
simultaneously, an enhanced RF return path for digital signals.
Switching currents induce SSN in such a PDN. The SSN propa-
gatesasanelectromagneticﬁeld,whichisconﬁnedintheregion
between planes at frequencies above 10 MHz because the skin
depth is thinner than the usual PDN copper planes. The ba-
sic equation describing the electromagnetic ﬁelds induced by
SSN in the planar structure is the two-dimensional (2-D) wave
equation (Helmholtz equation) [10], [11]. The ﬁeld character-
istics are independent of the dc potential of the planes and are
obtained as a solution of the Helmholtz equation with given
boundary conditions. When the spacing between the planes is
much smaller than the wavelength and the spacing material is
homogeneous and isotropic, the electromagnetic ﬁelds are con-
stant along a path normal to the planes. Therefore, the electric
ﬁeld only has a normal component to the planes, whereas the
magnetic ﬁeld only has a tangential component. Fig. 2 shows
a pair of rectangular planes of size a × b separated by a short
distanced.InjectionofacurrentIs intoaportat(xi,y i)induces
an electromagnetic ﬁeld between the two planes at (xj,y j),a s
shown by (1) and (2), assuming that the port sizes are sufﬁ-
ciently small. When there are many switching current sources,
the ﬁeld distribution is obtained by superposing the solutions of
the equations from each source:
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Fig. 2. Electromagnetic ﬁelds induced by SSN in a pair of rectangular planes.
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where k = k  − jk  ,k  = ω
√
µε and k   = ω
√
µε(tanδ/2+
r/2d),k2
mn =( mπ/a)2 +( nπ/b)2 (m and n are the propa-
gating modes; µ,ε, and tan δ are the permeability, permittiv-
ity, and the loss tangent of the dielectric material, respectively;
r =

2/(ωµσ),whereσistheconductivityofthemetallization
layer), and εm,ε n =1for m,n =0 , and
√
2, otherwise. The
maximum value used for both m and n is 20, as this is adequate
to accurately estimate the distribution of the electromagnetic
ﬁeld.
If a signal trace is routed in a multilayer PCB structure, the
electromagnetic ﬁeld induced by the SSN in the planar PDN is
scattered by the presence of the signal trace, as shown in Fig.
3(a). ESSN andHSSN represent, respectively, the electric and
magnetic ﬁelds between the planes of the PDN in the absence of
thesignaltrace.Fromtheinductionequivalenttheorem[12],the
scattered ﬁeld (ES,HS) due to a signal trace can be computed
by placing equivalent current densities JSSN and MSSN along
the boundary of the signal trace such that
JSSN = −ˆ n × HSSN,MSSN =ˆ n × ESSN (3)
where ˆ n is an outward-oriented unit normal vector from the sur-
face of the trace. However, because an electric current element
placed near an electric conductor does not radiate, the electric
currentdensity(JSSN)isshortcircuitedbythesignaltrace[12].
As a result, the scattered ﬁeld is excited only by the equivalent
magnetic current density (MSSN) on the boundary of the signal
trace, and the equivalent problem reduces to that of Fig. 3(b).
To determine the scattered ﬁeld in Fig. 3(b), we classiﬁed
the behavior of the scattered ﬁeld according to the structure of
signal traces. Signal traces consist of microstrip/strip lines as
parallel routes to planes of the PDN and vias as vertical routes
to the planes. Behavior of the scattered ﬁeld at a via structure is
different from that at a microstrip/strip line, because the pattern
ofthemagnetic currentsource(MSSN)isdifferent.Inaddition,
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Fig.3. (a)Originalﬁelds(ESSN,HSSN)andthescatteredﬁelds(ES ,HS )
by the presence of a signal trace. (b) Induction equivalent problem of (a).
Fig. 4. (a) Induced equivalent current densities along the surface of a signal
trace. (b) Propagation of TEM wave along a signal trace excited by the current
densities.
pattern of current density at a strip line when a part of the
reference planes is removed. The behavior of the scattered ﬁeld
is rigorously analyzed in Sections II-A and B.
A. Behavior of Scattered Field at a Strip Line and at a Via
Transition
The equivalent magnetic current densities along the surfaces
of a via transition and a strip line are obtained from the electric
ﬁeld of the SSN using (3). Fig. 4(a) shows patterns of the mag-
netic current at the two structures. Current densities exist with
opposite directions at both sides of a strip line, but they turn
around a via structure. The current densities create scattered
ﬁelds, which propagate along the trace or radiate outward from
the trace.
The dominant mode of a propagating wave along
a strip/microstrip line is the transverse electromagnetic
(TEM)/quasi-TEM mode, to which the electric ﬁeld is normal
andthemagneticﬁeldisconcentricwiththesignaltrace.Bound-
ary conditions for the propagating TEM wave are given as (4)
and(5)alongthetrace.ThetransverseelectricﬁeldES(z)isdis-
continuous by the magnetic current density MSSN(z), whereas
Fig.5. Structureoflayertransitionthroughavia.Asignaltracechangeslayers
at the location of “zd.”
the transverse magnetic ﬁeld HS(z) is continuous:
(ES(z+) − ES(z−)) × ˆ z = MSSN(z). (4)
ˆ z × (HS(z+) − HS(z−)) = JSSN(z)=0 . (5)
Fig. 4(b) illustrates the TEM wave propagation along a signal
trace and a magnetic current density induced by the SSN. If
a current density creates TEM wave mode, a major part of
the scattered ﬁeld is transmitted through the signal trace, as the
structureofasignaltraceisanexcellentwaveguide.Considering
the direction of the vector on the left with that of the vector on
the right in (4), it is found that current densities for a strip
line cannot act as sources for the dominant propagating wave
mode (TEM), whereas current densities at a via transition do
act as the sources. In other words, the ﬁeld scattered from a via
transition propagates well along the trace as a TEM mode, but
the ﬁeld scattered from a strip line cannot propagate along the
signal trace and spread out between the planes. In addition, the
amount of the spreading scattered ﬁeld from a strip line is very
small, because the opposing current densities at both sides of
the strip line cancel each other.
Propagation of the ﬁeld scattered from a via transition can
be understood by constructing boundary conditions. Combin-
ing (3) and (4) results in the voltage wave propagating along
the signal trace going through an abrupt change equal to the
voltage produced at the via by SSN. However, the current wave
is continuous, as (5) describes a continuous transverse magnetic
ﬁeld.Whenasignaltracechangeslayersthroughaviatransition
at location zd, as shown in Fig. 5, the boundary conditions for
voltage and current at the via location are described by (6) and
(7), where hvia represents the vector along the via transition.
The electric ﬁeld of SSN only at the location of the via appears
in the equations, and the SSN ﬁeld at the strip line does not
affect and does not create wave propagation along the signal
trace:
vS(z−
d )+ESSN · hvia = vS(z
+
d ). (6)
iS(z−
d )=iS(z
+
d ). (7)
Asformicrostriplinesroutedoutsideofplanepairs,thetraces
are basically not affected by the electromagnetic ﬁeld between
the planes, because the skin depth is usually thinner than the
copper. The boundary conditions at a via transition are given
in the same way when a microstrip line penetrates the planes
to change layers. Thus, the coupling physics of SSN in the
microstrip lines is the same as that in the strip lines. In addition,
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Fig. 6. Stripline structure where a part of power plane is removed. (a) Spatial
electricﬁeldat1.5GHzcapturedinafull-wavesimulator(HFSS).(b)Equivalent
magnetic current density on the trace surface around the partial plane edge.
(c) Structure used to ﬁnd the boundary conditions for signal propagation at the
plane edge.
transitiontoanalternatingroutingplanethroughaviabeforeand
after the via jump. Also, the via transition has both a capacitive
andaninductivecomponent. Ifthereturnpathdiscontinuityand
the capacitive and inductive components are taken into account,
the boundary conditions above are modiﬁed, as described in
Section IV-C.
B. BehaviorofScatteredFieldataStripLineonaPartialPlane
Edge
Removalofapartofapowerplaneisanothercaseinwhichthe
electromagneticﬁeldonthePDNcanexciteawavepropagating
along a signal trace. Fig. 6 shows the case where a part of
the power plane is removed for some reason. Fig. 6(a) is an
illustration of the spatial electric ﬁeld at 1.5 GHz captured in a
full-wave simulator. The simulator describes the direction and
strength of the electromagnetic ﬁeld, using arrows. The length
of an arrow represents the ﬁeld strength at the start point of the
arrow. It is found that a fringing ﬁeld occurs around the plane
edge and the ﬁeld has a longitudinal component to the signal
trace. This results in equivalent magnetic current densities, as
shown in Fig. 6(b). The current densities around the plane edge
induce discontinuities in the electric ﬁeld ES(z) of (4) and
excite a wave propagation along the signal trace.
Therefore, similar to the case of a via transition, the voltage
wave propagating along the signal trace undergoes a change at
the edge of the partial plane. The discontinuity is caused by the
reduced electric ﬁeld of SSN between the signal trace and the
Fig. 7. Boundary conditions for a signal trace under the ﬁeld of the SSN.
Vd1,Vd2,a n dVd3 represent all the discontinuities in the voltage wave induced
by the electric ﬁeld of the SSN.
solidplaneattheedge,andtheboundaryconditionsatthepartial
plane edge for signal transmission are given by (8) and (9) for
the structure of Fig. 6(c), where hcut represents the vector from
the signal trace to the solid plane:
vS(z−
d )+ESSN · hcut = vS(z
+
d ). (8)
iS(z−
d )=iS(z
+
d ). (9)
The boundary conditions (6)–(9) have the same form, and it
is thus implicit that the propagation of the scattered ﬁeld from a
via transition and that from a partial plane edge have the same
basic mechanism and that both can be solved using the same
method.
III. ANALYTICAL SOLUTIONS FOR NOISE COUPLING FROM
POWER/GROUND PLANES TO SIGNAL TRACES
The noise in PDN excites the propagation of the scattered
ﬁeld along a signal trace through the speciﬁed structures, and
the voltage wave on the signal trace induced by the SSN is the
undesired coupled noise voltage. Fig. 7 illustrates an example
of a signal trace including three via transitions and a partial
power plane. The wave equation for signal transmission along
with the boundary conditions of (10) completes the descrip-
tion of propagation of the coupled noise voltage. The symbols
zd1,z d2,z d3, and zd4 represent the locations of the vias and the
plane edge. Vd1,V d2,V d3, and Vd4 represent all discontinuities
in the voltage wave induced by the electric ﬁeld of the SSN;
each value is given in (11). The voltage is simply the multipli-
cation of the electric ﬁeld and the distance, because the electric
ﬁeld is constant along the path normal to the planes. ZS and
ZL represent the impedance of the source resistor and the load,
respectively. Reﬂection may occur at both terminations of trace
if there is impedance mismatching between ZS,Z L, and the
trace characteristic impedance. The setup is intended to analyze
the propagation of SSN coupling wave along the signal trace,
including reﬂections at the source and at the load end:
ZSiS(0) = −vS(0)
vS(z−
d1)+Vd1 = vS(z
+
d1),i S(z−
d1)=iS(z
+
d1)
vS(z−
d2)+Vd2 = vS(z
+
d2),i S(z−
d2)=iS(z
+
d2).KIM et al.: ANALYSIS OF NOISE COUPLING FROM A PDN TO SIGNAL TRACES IN HIGH-SPEED MULTILAYER PCBS 323
vS(z−
d3)+Vd3 = vS(z
+
d3),i S(z−
d3)=iS(z
+
d3)
vS(z−
d4)+Vd4 = vS(z
+
d4),i S(z−
d4)=iS(z
+
d4)
ZLiS(zL)=vS(zL) (10)
Vdn = ESSN · hdn,n =1 ,2,3, and 4. (11)
The right sideviaisoutside of thepair of planes by thepartial
power plane, and there is no electric ﬁeld of the SSN on the via,
so the SSN does not create a discontinuity in signal propaga-
tion, and thus boundary conditions at the via are unnecessary.
Also, the current wave is proportional to the derivative of the
voltage wave from Maxwell equations; therefore, the boundary
conditions (10) can be rewritten using only voltage terms as
v 
S(0) = γZ0YSvS(0)
vS(z−
d1)+Vd1 = vS(z
+
d1),v  
S(z−
d1)=v 
S(z
+
d1)
vS(z−
d2)+Vd2 = vS(z
+
d2),v  
S(z−
d2)=v 
S(z
+
d2)
vS(z−
d3)+Vd3 = vS(z
+
d3),v  
S(z−
d3)=v 
S(z
+
d3)
v 
S(zL)=−γZ0YLvS(zL). (12)
Here, YS and YL are, respectively, the admittances of the
source resistor and the load; Z0 and γ are the characteristic
impedance and the propagation constant for a signal transmis-
sion, respectively. The notation   means derivative.
The equations describing the voltage propagation along the
signal trace are the solution of the wave equation with the above
boundary conditions (12). To simplify the solution, the bound-
ary conditions were separated into three cases, each of which
considered only one of the discontinuities. Equation (13) shows
boundary conditions for the n th case (n =1 ,2, and 3); then,
the solution with all boundary conditions (12) is equal to the
sum of solutions for the three cases, as shown in (14). Equation
(14) has the physical implication that the coupled noise voltage
on a signal trace is the sum of the coupling components, which
are the couplings from via transitions or plane edges:
v 
S,dn(0) = γZ0YSvS,dn(0)
vS,dn(z−
dn)+Vdn = vS,dn(z
+
dn),v  
S,dn(z−
dn)=v 
S,dn(z
+
dn)
v 
S,dn(zL)=−γZ0YLvS,dn(zL). (13)
vS(z)=
3 
n=1
vS,dn(z). (14)
The next step was to obtain the solution for each coupling
component with its boundary conditions (13). We have success-
fully determined the solution in closed forms in (15). Finally,
the overall procedure to compute the coupled SSN voltage on a
signal trace is summarized in Fig. 8:
vS,dn(z)=Acoshγz + B sinhγz (0 ≤ z<z dn)
Ccoshγz + Dsinhγz (zdn ≤ z<z L) (15)
A =
Vdnsinhγ(zdn − zL) − Z0YLVdncoshγ(zdn − zL)
∆
B = Z0YSA
Fig. 8. Overall procedure for computing the coupled noise voltage on a signal
trace. N is the total number of discontinuities in the signal voltage.
C = A + Vdncoshγzdn
D = B − Vdnsinhγzdn
∆=Z0(YS + YL)coshγzL +s i n h γzL
+ Z2
0YSYLsinhγzL.
IV. CORRELATION BETWEEN MODEL AND MEASUREMENT IN
THE FREQUENCY DOMAIN
Test vehicles were designed, fabricated, and S-parameter
measurements performed in the frequency domain to verify the
analytical model presented in the previous section. Fig. 9 illus-
trates the layout of a test vehicle and the pad structures. The test
vehicle consists of four layers with dimensions of 50 ×50 mm.
FR4wasusedasdielectricmaterialwithpermittivityofεr =4 .1
and loss tangent of tan δ =0 .03. A signal trace with 0.1-mm
width and 18 µm thickness exists on inner layers between the
power plane and the ground plane. Signal layer 1 is close to
the ground plane and layer 2 is close to the power plane, re-
spectively, and the power plane is ﬂoated, as the phenomenon
of noise coupling is independent of the dc potential. The char-
acteristic impedance of the trace is approximately 50 Ω in this
geometry.Port1isconnectedbetweenthepower/groundplanes,
and port 2 is connected between the signal trace and the ground
plane. The measurement is conducted by a G-S-G probe tip in
which the space between ground tip and signal tip is 250 µm.
The S-parameters were measured from 50 MHz to 6 GHz and
the impedance parameters extracted.
Using(1)todescribetheelectricﬁeldbetweenplanesinduced
by a switching current at port 1, the noise voltage coupled on
the signal trace is computed from the proposed coupling model
(Fig. 8). The characteristic impedance Z0 and the propagation
constant γ of the signal trace which are necessary in (15) were
extracted from a two-port measurement of the signal trace [13].
We deﬁne the z-axis along the signal trace and its origin at
the location of port 2; then, vS(0) and vS(zL) in (14) are the324 IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 48, NO. 2, MAY 2006
Fig. 9. Test vehicle for frequency domain measurements. (a) Layout and cross
section. (b) Structures of ports with probing pads.
Fig. 10. Correlation between the model and measurement: (a) Location and
cross section of a signal trace with open terminations. (b) Transfer impedances
from measurement and the coupling model. The magnitudes of impedance are
large at frequencies of plane resonance.
coupled voltage on the signal trace at port 2 and port 3, respec-
tively. Then, we calculate the ratio of the noise voltage coupled
on a signal termination (Vport2,V port3) to the switching current
between planes (Iport1). The ratio is independent of the switch-
ing current because the coupled voltage is proportional to the
current, and its unit is impedance.
We compare it with the measured transfer impedances
(Z21,Z 31) between two ports for a test vehicle. A test vehi-
cle sketch is shown in Fig. 10(a), where a signal trace is located
at the center of the board and has open terminations. Both these
Fig. 11. Transfer impedances for another location of the signal trace. (a) Lo-
cation and cross section of a signal trace with open terminations. (b) Transfer
impedances from measurement and the coupling model. The coupling charac-
teristics are very dependent on the location of the signal trace.
terminations, however, are not ideally open (inﬁnite resistance),
but are given small capacitance by the fringing capacitance at
ports. The fringing capacitance comes from the structure of the
probe tips and probing pads, and its value was found to be
about 200 fF, using a closed-form equation for capacitance be-
tween two wide conductors, which are connected together, and
a center conductor [14]. Thus, we have considered the open-
load impedance as a capacitance of 200 fF. The measured and
computed transfer impedances for the coupling model are plot-
ted in Fig. 10(b). The impedance values calculated from the
coupling model show very good agreement with the experi-
mental values. The magnitude of the impedance is large at the
frequencies of plane resonance, which means that a switching
current will induce a large voltage that will couple to the signal
trace. A switching current creates large noise voltages on the
power/ground planes at the resonance frequencies, and the sig-
nal trace will suffer from the high-coupled noise voltage. The
number of resonant modes is given by the peak values of the
transfer impedance in Fig. 10(b).
A. Dependence of Noise Coupling on Trace Location and Ter-
mination
Fig. 11 shows the transfer impedances for another location
of the signal trace with the same open terminations. Comparing
Figs. 10 and 11, it can be seen that some of the resonant peaks
have increased and others have decreased. The electromagnetic
ﬁeld of SSN on planes of PDN is a function of location and
frequency, as shown in (1) and (2). Each resonant mode has
its own spatial characteristics and the power/ground noise is
strongly dependent on the location of the observation relativeKIM et al.: ANALYSIS OF NOISE COUPLING FROM A PDN TO SIGNAL TRACES IN HIGH-SPEED MULTILAYER PCBS 325
Fig. 12. (a) Signal trace terminated with 56-Ω resistors. (b) Transfer
impedances obtained from measurement and the coupling model.
to the location of the switching current. Therefore, the SSN
coupling to a trace is also a function of the location of the signal
trace, with dependence on frequency.
Also, we have investigated the dependence of the SSN cou-
pling on trace terminations. Fig. 12 illustrates the transfer
impedanceobtainedfrommeasurementsandthecouplingmodel
when the signal trace is located at the center and both ends are
terminated with 56-Ω resistors. The termination condition of
a trace also has a considerable effect on the coupling of the
power/ground noise to the trace because the propagation of the
SSN coupling wave along the trace depends on this condition.
AsshowninFig.12,theimpedancedecreasesgreatlyatlowfre-
quency and some of the resonant peaks disappear, compared to
the impedance measured or computed in the open-termination
case (Fig. 10). We note that the proposed coupling model accu-
rately models the effect of signal terminations.
B. Effects of Via Layer Transitions With Return Current
Discontinuity
When a signal trace changes layers with a via transition,
the return path of the signal current is broken by a reference
change unless both planes are at the same potential and are
bonded together. The path of high-frequency return current is
completed by displacement current, and the displacement cur-
rent ﬂows through the impedance between the pair of planes. In
Fig. 13, the broken return current path has been simply modeled
as impedance Zd between the planes at the location of reference
change [15], [16]. The impedance Zd was computed using (1)
and was added to the model of the signal trace. Also, the sig-
nal transition to an alternating routing plane through a via has
both a capacitive and an inductive component, as shown in Fig.
13(b). However, impedance discontinuity from a broken return
path is usually much larger than that from the capacitive and
inductive components in a via structure to the range of a few
Fig. 13. (a) Structure of a trace changing its reference plane through a via
transition. (b) Equivalent circuit model.
gigahertz [17]; therefore, the capacitive and inductive paths at
a via transition are not the dominant factors in analyzing the
characteristics of signal propagation along the transition.
If a changing ﬁeld (the electromagnetic ﬁeld produced by the
SSNbetween thepower/ground planes)isappliedacrossthevia
transition, a current will start to ﬂow through the power/ground
impedance, and a voltage drop will appear between the via
terminals. Therefore, the boundary condition at a via transition
has to be modiﬁed to (16). A new term ZdiS(z−
d ), representing
the voltage drop produced by the via current, appears in the
boundary conditions. The solution for the modiﬁed boundary
conditions is given as a more complex form of.
vS(z−
d ) − Zd · iS(z−
d )+ESSN · hvia = vS(z
+
d )
iS(z−
d )=iS(z
+
d ). (16)
vS,dn(z)=Acoshγz + Bsinhγz (0 ≤ z<z dn)
Ccoshγz + Dsinhγz (zdn ≤ z<z L) (17)
A =
VdnZ0sinhγ(zdn − zL) − Z2
0YLVdncoshγ(zdn − zL)
∆L +∆
B = Z0YSA
C = A +
Zdn
Z0
coshγzdn(Asinhγzdn + Bcoshγzdn)
+ Vdncoshγzdn
D = B −
Zdn
Z0
sinhγzdn(Asinhγzdn + Bcoshγzdn)
− Vdnsinhγzdn
∆L = Zdn(sinhγ(zL − zdn)+Z0YLcoshγ(zL − zdn))
× (sinhγzdn + Z0YScoshγzdn)
∆=Z2
0(YS + YL)coshγzL + Z0sinhγzL + Z3
0YSYLsinhγzL.
The effect of via transition including a return path disconti-
nuity was investigated in the test vehicle shown in Fig. 14(a),
where a signal trace changes layers between inner layer 1 and326 IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 48, NO. 2, MAY 2006
Fig. 14. (a) Test vehicle of signal trace with an additional via transition at
the center. (b) Equivalent circuit model including impedance discontinuities
at reference path and the impedance plot at both broken return current paths.
(c) Transfer impedances with and without considering the impedance of broken
return current path.
inner layer 2 with through-hole vias. The reference changes
occur at via 2 and via 3, and the power/ground impedances at
the locations of the reference changes are added to the model
of the trace. Fig. 14(b) shows the equivalent circuit model of
the trace including impedance discontinuities at reference path
and the impedance plot at each broken return current path. The
impedances Zd2 and Zd3 were obtained using (1). The electro-
magneticﬁeldsproducedbytheSSNbetweenthepower/ground
planesareappliedacrosstheimpedances,andtheboundarycon-
ditions are given as (16).
Fig. 15. (a) Cross-sectional view of a signal trace with three different via
locations. (b) Calculated transfer impedance at three different locations of via
transition. Impedance is smaller over most frequencies when two via transitions
with opposite directions are located close to each other.
Fig. 14(c) compares the transfer impedances with and with-
outconsideringtheimpedanceofthebrokenreturncurrentpath.
Applying the broken current path impedance, the resonant fre-
quency around 2 GHz shifts lower and is closer to the measured
result. The trace length at about 2.3 GHz is half the wavelength,
and a standing wave is generated in the trace with both open
terminations. Including the impedances of the broken return
current paths, the effective length of the signal trace gets longer,
because the broken current path impedance is inductive near
the resonance frequency. Therefore, the resonance frequency at
which a standing wave is generated also shifts lower.
By comparing Fig. 14(c) with Fig. 10(b), it can be seen that
the impedance proﬁle changes signiﬁcantly when using an ad-
ditional via transition at the center. In the case of Fig. 14, there
should be three coupling components at all via transitions and
the sum of all coupling components is the total voltage coupled
on the signal trace. The coupling component excited from the
via transition at the center of planes profoundly interferes with
thecouplingcomponentsexcitedfrombothviasatthesignalter-
minations. Therefore, if the location of the via transition shifts
from the center to another position, the coupling characteristics
also change. Fig. 15 shows the calculated transfer impedances
when an additional transition via is at 5, 15, and 25 mm from
port 2, and both ends of the signal trace are terminated with
56-Ω resistors. As two vias with opposite transitions (hd2,hd3)
get closer to each other, their coupling components are getting
the same magnitudes and opposite polarities. The total coupling
is the sum of all coupling components, so the coupling com-
ponents from the two vias cancel each other in the total SSN
coupling. Therefore, the noise voltage coupled on a signal trace
is smaller at most frequencies when two via transitions with
opposite directions are located close to each other.KIM et al.: ANALYSIS OF NOISE COUPLING FROM A PDN TO SIGNAL TRACES IN HIGH-SPEED MULTILAYER PCBS 327
Fig. 16. (a) Structure with a partial power plane. (b) Correlation between
simulation results using a full-wave simulator and results calculated from the
coupling model.
C. Effect of a Partial Plane
As described above, the noise signal excitation from a via
transition or a partial plane edge have the same basic mecha-
nism. Because of the absence of a fabricated test vehicle, the
proposed coupling model for plane discontinuity has been veri-
ﬁed by comparison with results obtained by simulation using a
full-wave simulator (HFSS). The signal trace with open termi-
nations is routed close to the solid plane to retain almost all the
characteristics of the signal transmission in spite of the partial
plane. The results obtained from the simulation and the results
calculatedfromthecouplingmodelareinverycloseagreement,
as shown in Fig. 16.
Consider a more common case in which there is a partial
plane next to another partial plane. Here, a signiﬁcant fringing
electric ﬁeld occurs between two partial planes, as shown in
Fig. 17. However, the ﬁeld disappears eventually in the other
partial plane, and the ﬁeld difference between the solid plane
and the signal trace still induces a voltage discontinuity in the
signal transmission. Therefore, the transfer impedance of the
noise coupling changes very little compared to the case without
another partial plane, even if the ﬁeld distribution is quite dif-
ferent. Fig. 17(c) shows the simulated transfer impedances for
the two cases.
V. CORRELATION BETWEEN MODEL AND MEASUREMENT IN
THE TIME DOMAIN
Toinvestigatethecorrelationbetweenthecouplingmodeland
measurements in the time domain another experiment was per-
formed. Test vehicles consist of ﬁve-layer board 80 ×80 mm,
as shown in Fig. 18.
A chip that acts as a noise generator and its termination re-
sistors are mounted on the top layer. The ground and power
planes are the second and ﬁfth layers, respectively, and the two
Fig. 17. (a) Structure with a partial plane next to another partial plane. (b)
Distribution of the electric ﬁeld. (c) Simulated transfer impedances with and
without the second partial plane.
Fig. 18. Test vehicle for time-domain measurement consisting of ﬁve
80 mm×80 mm layers. A noise chip and its termination resistors are attached
on the top layer. Ground plane is the second layer and power plane is the ﬁfth
layer. The two inner layers are used for the routing of signal traces between the
pair of planes.
inner layers are used for routing signal traces between the pair
of planes. A clock driver (CDCLVP110) is used to generate the
power/ground noise. It distributes one differential clock input
pair LVPECL/HSTL to ten differential LVPECL clock outputs,
with an operating frequency range of dc to 3.5 GHz. The proper
termination for a PECL output is 50 Ω to VTT (VCC −2V ) .
At this termination, both OUT+ and OUT—will typically be
(VCC −1.3 V), resulting in a dc ﬂow of approximately 14 mA,
and the overall output and internal supply current is approx-
imately 370 mA. The experimental arrangement is shown in
Fig. 19. Two dc sources provide the VCC of 3.3 V and VTT of
1.3 V, and a pulse pattern generator (Anritsu MP1763B) creates
a pair of clock inputs with proper amplitude and dc bias. The
oscilloscope (Tektronix TDS8000B) senses the noise voltage
by means of a high-impedance probe. The noise voltage gener-
ated on the power/ground plane is captured directly under the
noise chip, and the noise voltage coupled on the signal trace is
detected on a termination pad of the signal trace.
Fig. 20(a) shows a chip mounted on the top layer and the
structure of a PECL output stage. Terminations for a differential
PECL output were designed with two unbalanced resistors of328 IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 48, NO. 2, MAY 2006
Fig. 19. Experimental arrangement for time-domain measurements. Two dc
sources provide a VCC of 3.3 V and a VTT of 1.3 V, and a pulse pattern
generator creates a pair of clock inputs with proper amplitude and dc bias. The
oscilloscope senses the noise voltage by means of a high-impedance probe.
Fig. 20. (a) Structure of a PECL output stage with unbalanced terminations
of 39 and 75 Ω. (b) Overall structure including the mounting pad and the plane
pair.
39 and 75 Ω to increase the switching current. The mounting
pads for the chip and the terminations have signiﬁcant effects
on the overall impedance of the PDN. Therefore, to compute an
accurate overall transfer impedance describing the noise cou-
pling from chip to signal traces, the impedance of the PDN in
pads was obtained using a full wave simulator and was merged
with the impedance of the plane pair, as shown in Fig. 20(b).
Fig. 21 shows the two different test vehicles used. The noise
chip is located at (20 mm, 40 mm) on Case A [Fig. 2(a)], while
it is located at (15 mm, 15 mm) on Case B [Fig. 2(b)]. Input
Fig. 21. Two different test vehicles. (a) Case A. The chip as a noise source is
located at (20 mm, 40 mm). (b) Case B. The noise chip is located at (15 mm,
15 mm).
Fig. 22. Input impedances at port 1 and transfer impedances between ports 1
and 2. (a) Case A and (b) Case B.
impedances at port 1 and transfer impedances between ports
1 and 2 are plotted together in Fig. 22(a) and (b), when both
terminations of the victim trace are high impedance with the
capacitance of 200 fF. Input impedances at port 1 were cal-
culated from (1) along with the impedance of the mounting
pad. Also, the ﬂow of the switching current into the plane pair
was calculated, and then, transfer impedances were calculated
from the proposed coupling model. The ﬁrst resonant peaks
appear at 900 MHz in all impedance curves. Fig. 23 shows
the voltages measured in the time domain, with the chip op-
erating at a frequency of 900 MHz. We measured the voltage
ﬂuctuations at ports 1 and 2 in both the test vehicles. In Case
A, shown in Fig. 23(a), the voltage ﬂuctuation on the signal
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Fig. 23. Voltage ﬂuctuations at ports 1 and 2 when the chip operates at 900
MHz. (a) Case A; the voltage ﬂuctuation on the signal trace is comparable with
the ﬂuctuation on the power/ground plane. (b) Case B, the voltage ﬂuctuation
on signal trace is much smaller than the ﬂuctuation on the power/ground plane.
150 mVp-p on the power/ground plane. However, it can be
seen in Fig. 23(b) that the ﬂuctuation on the signal trace is ap-
proximately 30 mVp-p, which is much smaller than that on the
power/ground plane in Case B, which measured 190 mVp-p.
These measured voltage ﬂuctuations agree with the impedance
proﬁles in Fig. 22. The impedance values at 900 MHz are com-
parable in Case A, whereas the transfer impedance is much
smaller than input impedance in Case B. The voltage ﬂuctua-
tions depend mostly on the impedance at 900 MHz, because the
impedance values at harmonics of 900 MHz are small enough.
Finally, the voltage ﬂuctuation by coupling of the SSN is
superposed on a signal driven by a transmitter. The SSN cou-
pling on a trace may be signiﬁcant, as shown in the measured
waveforms,soitsigniﬁcantlyreducesthevoltageandthetiming
margin in the single-ended signaling. However, if the signaling
uses the differential scheme, most SSN coupling can be ignored
at the receiver (common-mode rejection). The differential sig-
naling scheme is very immune to the SSN coupling.
VI. CONCLUSION
The switching noise induced by a digital chip can be closely
coupled to nearby signal traces, and the characteristics of the
noise coupling depend on the operating frequency. As the lay-
out density increases in highly integrated structures, the noise
in the power/ground networks becomes more coupled to the
signal traces, and a precise modeling methodology to describe
the coupling phenomenon becomes necessary. In this paper, an
analytical model of noise coupling from the power/ground net-
work to signal traces in PCBs has been successfully derived.
The physics associated with the noise coupling was investigated
and the coupling mechanism was analyzed and clariﬁed using
the theorem of induction equivalent. It was found that noise
coupling occurs at layer transitions through vias and at partial
plane edges, and the sum of the coupling components makes
up the total coupled voltage on the signal trace. Wave equations
for the signal trace under the power/ground noise were solved
by utilizing boundary conditions. The proposed model has been
veriﬁed up to 6 GHz by comparison with experimental results,
and various case studies were successfully completed in the
frequency domain. Time-domain measurements have also been
performed to conﬁrm the validity of the proposed model.
Asshowninthisworkthroughthecouplingmodel,theanaly-
sisofthepower/groundplanesandsignallayerscanbedonesep-
arately. Once the noise ﬁeld between the power and the ground
isknown,thenoisecouplingtosignaltracecanbecalculatedus-
ing the analytical coupling model. Using this methodology, the
estimationofthecouplingnoiseissimpliﬁed,andtheestimation
time is signiﬁcantly reduced. It is expected that the switching
noise coupling to signal traces can ultimately be reduced by
using the differential signaling scheme and by controlling the
locations of signal terminations and discontinuities.
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